Update README.md
This commit is contained in:
@@ -6,7 +6,7 @@ This repository contains VHDL projects and exercises from the **Digital Electron
|
|||||||
|
|
||||||
## Tools & Hardware
|
## Tools & Hardware
|
||||||
- **Software**: Xilinx Vivado 2020.2 (WebPack Edition)
|
- **Software**: Xilinx Vivado 2020.2 (WebPack Edition)
|
||||||
- **Hardware**: Digilent Basys 3 (Xilinx Artix-7 FPGA - XC7A35T-1CPG236C)
|
- **Hardware**: Digilent Basys 3 (Xilinx Artix-7 FPGA - *XC7A35T-1CPG236C*)
|
||||||
|
|
||||||
## Course Goals
|
## Course Goals
|
||||||
- Develop practical skills for FPGA-based digital system design
|
- Develop practical skills for FPGA-based digital system design
|
||||||
|
|||||||
Reference in New Issue
Block a user