PickleRick/DESD
1
0
Fork 0
Code Issues 2 Pull Requests Releases Activity

Lab 3: Audio Processing System #3

Merged
PickleRick merged 43 commits from LAB3 into main 2025-06-07 22:18:48 +02:00
Conversation 1 Commits 43 Files Changed 45 +151 -64
3 changed files with 151 additions and 64 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit aa01b3a6e2 - Show all commits

2
LAB3/design/lab_3/hdl/lab_3_wrapper.vhd
View File

@@ -1,7 +1,7 @@
--Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
--Date : Mon May 26 12:51:36 2025
--Date : Mon May 26 18:41:02 2025
--Host : DavideASUS running 64-bit major release (build 9200)
--Command : generate_target lab_3_wrapper.bd
--Design : lab_3_wrapper

181
LAB3/design/lab_3/lab_3.bd
View File

@@ -6,7 +6,8 @@
"name": "lab_3",
"rev_ctrl_bd_flag": "RevCtrlBdOff",
"synth_flow_mode": "None",
"tool_version": "2020.2"
"tool_version": "2020.2",
"validated": "true"
},
"design_tree": {
"clk_wiz_0": "",
@@ -39,9 +40,21 @@
"type": "clk",
"direction": "I",
"parameters": {
"CLK_DOMAIN": {
"value": "lab_3_sys_clock",
"value_src": "default"
},
"FREQ_HZ": {
"value": "100000000"
},
"FREQ_TOLERANCE_HZ": {
"value": "0",
"value_src": "default"
},
"INSERT_VIP": {
"value": "0",
"value_src": "default"
},
"PHASE": {
"value": "0.000"
}
@@ -51,6 +64,10 @@
"type": "rst",
"direction": "I",
"parameters": {
"INSERT_VIP": {
"value": "0",
"value_src": "default"
},
"POLARITY": {
"value": "ACTIVE_HIGH"
}
@@ -100,19 +117,19 @@
"inst_hier_path": "clk_wiz_0",
"parameters": {
"CLKOUT1_JITTER": {
"value": "224.262"
"value": "149.337"
},
"CLKOUT1_PHASE_ERROR": {
"value": "296.868"
"value": "122.577"
},
"CLKOUT1_REQUESTED_OUT_FREQ": {
"value": "180"
"value": "100"
},
"CLKOUT2_JITTER": {
"value": "316.348"
"value": "201.826"
},
"CLKOUT2_PHASE_ERROR": {
"value": "296.868"
"value": "122.577"
},
"CLKOUT2_REQUESTED_OUT_FREQ": {
"value": "22.579"
@@ -124,16 +141,16 @@
"value": "sys_clock"
},
"MMCM_CLKFBOUT_MULT_F": {
"value": "49.500"
"value": "7.000"
},
"MMCM_CLKOUT0_DIVIDE_F": {
"value": "5.500"
"value": "7.000"
},
"MMCM_CLKOUT1_DIVIDE": {
"value": "44"
"value": "31"
},
"MMCM_DIVCLK_DIVIDE": {
"value": "5"
"value": "1"
},
"NUM_OUT_CLKS": {
"value": "2"
@@ -184,7 +201,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -235,7 +252,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -288,7 +305,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -398,7 +415,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -464,7 +481,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -504,7 +521,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -613,7 +630,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -683,7 +700,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -731,7 +748,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -809,7 +826,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -879,7 +896,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -927,7 +944,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -977,7 +994,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1083,7 +1100,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1131,7 +1148,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1243,7 +1260,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1313,7 +1330,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1361,7 +1378,7 @@
"value_src": "constant"
},
"FREQ_HZ": {
"value": "180000000",
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
@@ -1435,6 +1452,18 @@
"HAS_TLAST": {
"value": "1",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
},
"port_maps": {
@@ -1493,6 +1522,18 @@
"HAS_TLAST": {
"value": "1",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
},
"port_maps": {
@@ -1529,6 +1570,18 @@
"ASSOCIATED_RESET": {
"value": "aresetn",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
}
},
@@ -1598,6 +1651,18 @@
"HAS_TLAST": {
"value": "1",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
},
"port_maps": {
@@ -1656,6 +1721,18 @@
"HAS_TLAST": {
"value": "1",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
},
"port_maps": {
@@ -1692,6 +1769,18 @@
"ASSOCIATED_RESET": {
"value": "aresetn",
"value_src": "constant"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
},
"CLK_DOMAIN": {
"value": "/clk_wiz_0_clk_out1",
"value_src": "ip_prop"
}
}
},
@@ -1735,48 +1824,48 @@
"led_level_controller_0/s_axis"
]
},
"axis_dual_i2s_0_m_axis": {
"interface_ports": [
"axis_dual_i2s_0/m_axis",
"moving_average_filte_0/s_axis"
]
},
"axi4stream_spi_master_0_M_AXIS": {
"interface_ports": [
"axi4stream_spi_master_0/M_AXIS",
"digilent_jstk2_0/s_axis"
]
},
"mute_controller_0_m_axis": {
"interface_ports": [
"mute_controller_0/m_axis",
"axis_broadcaster_0/S_AXIS"
]
},
"moving_average_filte_0_m_axis": {
"interface_ports": [
"balance_controller_0/s_axis",
"moving_average_filte_0/m_axis"
]
},
"volume_controller_0_m_axis": {
"interface_ports": [
"volume_controller_0/m_axis",
"LFO_0/s_axis"
]
},
"axis_dual_i2s_0_m_axis": {
"interface_ports": [
"axis_dual_i2s_0/m_axis",
"moving_average_filte_0/s_axis"
]
},
"axis_broadcaster_0_M00_AXIS": {
"interface_ports": [
"axis_broadcaster_0/M00_AXIS",
"axis_dual_i2s_0/s_axis"
]
},
"moving_average_filte_0_m_axis": {
"interface_ports": [
"balance_controller_0/s_axis",
"moving_average_filte_0/m_axis"
]
},
"digilent_jstk2_0_m_axis": {
"interface_ports": [
"digilent_jstk2_0/m_axis",
"axi4stream_spi_master_0/S_AXIS"
]
},
"axi4stream_spi_master_0_M_AXIS": {
"interface_ports": [
"axi4stream_spi_master_0/M_AXIS",
"digilent_jstk2_0/s_axis"
]
},
"LFO_0_m_axis": {
"interface_ports": [
"LFO_0/m_axis",

32
LAB3/vivado/lab3/lab3.xpr
View File

@@ -55,13 +55,13 @@
<Option Name="WTVcsLaunchSim" Val="0"/>
<Option Name="WTRivieraLaunchSim" Val="0"/>
<Option Name="WTActivehdlLaunchSim" Val="0"/>
<Option Name="WTXSimExportSim" Val="4"/>
<Option Name="WTModelSimExportSim" Val="4"/>
<Option Name="WTQuestaExportSim" Val="4"/>
<Option Name="WTIesExportSim" Val="4"/>
<Option Name="WTVcsExportSim" Val="4"/>
<Option Name="WTRivieraExportSim" Val="4"/>
<Option Name="WTActivehdlExportSim" Val="4"/>
<Option Name="WTXSimExportSim" Val="5"/>
<Option Name="WTModelSimExportSim" Val="5"/>
<Option Name="WTQuestaExportSim" Val="5"/>
<Option Name="WTIesExportSim" Val="5"/>
<Option Name="WTVcsExportSim" Val="5"/>
<Option Name="WTRivieraExportSim" Val="5"/>
<Option Name="WTActivehdlExportSim" Val="5"/>
<Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
<Option Name="XSimRadix" Val="hex"/>
<Option Name="XSimTimeUnit" Val="ns"/>
@@ -137,6 +137,12 @@
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PPRDIR/../../src/mute_controller.vhd">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PPRDIR/../../src/all_pass_filter.vhd">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
@@ -155,12 +161,6 @@
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PPRDIR/../../src/mute_controller.vhd">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PPRDIR/../../src/LFO.vhd">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
@@ -247,17 +247,16 @@
</Simulator>
</Simulators>
<Runs Version="1" Minor="15">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1">
<Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
<Step Id="synth_design"/>
</Strategy>
<GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/>
</Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1">
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1">
<Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
<Step Id="init_design"/>
@@ -270,7 +269,6 @@
<Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/>
</Strategy>
<GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/>