This website requires JavaScript.
Explore
Help
Register
Sign In
PickleRick
/
DESD
Watch
1
Star
0
Fork
0
You've already forked DESD
Code
Issues
2
Pull Requests
Releases
Activity
Files
55c5c8424743c6409ff9595ddc2b10ea6bc3d294
DESD
/
LAB3
History
Cd16d
55c5c84247
Refactor lab_3.bda to update node IDs and edge connections; modify digilent_jstk2.vhd to increase packet delay and adjust state machine; enhance uart_viewer.py for real-time coordinate visualization using matplotlib; update diligent_jstk.xpr simulation settings and remove unused file sets; add new Vivado project zip files for diligent_jstk and lab3.
2025-05-16 16:43:45 +02:00
..
cons
Add initial design files and project configuration for LAB3
2025-05-12 14:20:41 +02:00
design
Refactor lab_3.bda to update node IDs and edge connections; modify digilent_jstk2.vhd to increase packet delay and adjust state machine; enhance uart_viewer.py for real-time coordinate visualization using matplotlib; update diligent_jstk.xpr simulation settings and remove unused file sets; add new Vivado project zip files for diligent_jstk and lab3.
2025-05-16 16:43:45 +02:00
ip
Add AXI4-Stream UART IP and associated files
2025-05-12 18:16:58 +02:00
sim
Update VHDL and Python files for improved functionality and performance
2025-05-15 16:46:09 +02:00
src
Refactor lab_3.bda to update node IDs and edge connections; modify digilent_jstk2.vhd to increase packet delay and adjust state machine; enhance uart_viewer.py for real-time coordinate visualization using matplotlib; update diligent_jstk.xpr simulation settings and remove unused file sets; add new Vivado project zip files for diligent_jstk and lab3.
2025-05-16 16:43:45 +02:00
test
Refactor lab_3.bda to update node IDs and edge connections; modify digilent_jstk2.vhd to increase packet delay and adjust state machine; enhance uart_viewer.py for real-time coordinate visualization using matplotlib; update diligent_jstk.xpr simulation settings and remove unused file sets; add new Vivado project zip files for diligent_jstk and lab3.
2025-05-16 16:43:45 +02:00
vivado
Refactor lab_3.bda to update node IDs and edge connections; modify digilent_jstk2.vhd to increase packet delay and adjust state machine; enhance uart_viewer.py for real-time coordinate visualization using matplotlib; update diligent_jstk.xpr simulation settings and remove unused file sets; add new Vivado project zip files for diligent_jstk and lab3.
2025-05-16 16:43:45 +02:00