PickleRick/DESD
1
0
Fork 0
Code Issues 2 Pull Requests Releases Activity

Update design files for LAB3: reorganize components and adjust simulation settings

Browse Source
This commit is contained in:
Davide Cavagnola
2025-05-12 14:38:11 +02:00
parent 60a8aa912d
commit c99622188d
8 changed files with 142 additions and 157 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
LAB2/design/lab_2/hdl/lab_2_wrapper.vhd
View File

@@ -1,8 +1,8 @@
--Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
--Date : Fri Apr 25 22:08:38 2025
--Host : DavideASUS running 64-bit major release (build 9200)
--Date : Mon May 12 14:33:04 2025
--Host : Davide-Samsung running 64-bit major release (build 9200)
--Command : generate_target lab_2_wrapper.bd
--Design : lab_2_wrapper
--Purpose : IP block netlist

16
LAB2/design/lab_2/lab_2.bd
View File

@@ -1176,11 +1176,11 @@
"system_ila_0/SLOT_2_AXIS"
]
},
"img_conv_0_m_axis": {
"Conn": {
"interface_ports": [
"img_conv_0/m_axis",
"packetizer_0/s_axis",
"system_ila_0/SLOT_1_AXIS"
"rgb2gray_0/s_axis",
"depacketizer_0/m_axis",
"system_ila_0/SLOT_0_AXIS"
]
},
"AXI4Stream_UART_0_UART": {
@@ -1201,11 +1201,11 @@
"AXI4Stream_UART_0/S00_AXIS_TX"
]
},
"Conn": {
"img_conv_0_m_axis": {
"interface_ports": [
"rgb2gray_0/s_axis",
"depacketizer_0/m_axis",
"system_ila_0/SLOT_0_AXIS"
"img_conv_0/m_axis",
"packetizer_0/s_axis",
"system_ila_0/SLOT_1_AXIS"
]
}
},

12
LAB2/design/lab_2/lab_2.bda
View File

@@ -21,22 +21,22 @@
<key attr.name="vert_type" attr.type="string" for="node" id="VT"/>
<graph edgedefault="undirected" id="G" parse.edgeids="canonical" parse.nodeids="canonical" parse.order="nodesfirst">
<node id="n0">
<data key="TU">active</data>
<data key="VH">2</data>
<data key="VT">PM</data>
<data key="VM">lab_2</data>
<data key="VT">VR</data>
</node>
<node id="n1">
<data key="VM">lab_2</data>
<data key="VT">BC</data>
</node>
<node id="n2">
<data key="TU">active</data>
<data key="VH">2</data>
<data key="VM">lab_2</data>
<data key="VT">VR</data>
<data key="VT">PM</data>
</node>
<edge id="e0" source="n1" target="n2">
<edge id="e0" source="n1" target="n0">
</edge>
<edge id="e1" source="n2" target="n0">
<edge id="e1" source="n0" target="n2">
</edge>
</graph>
</graphml>