734 lines
20 KiB
Plaintext
734 lines
20 KiB
Plaintext
{
|
|
"design": {
|
|
"design_info": {
|
|
"boundary_crc": "0x7CDC72F2E486A675",
|
|
"device": "xc7a35tcpg236-1",
|
|
"name": "diligent_jstk",
|
|
"rev_ctrl_bd_flag": "RevCtrlBdOff",
|
|
"synth_flow_mode": "None",
|
|
"tool_version": "2020.2",
|
|
"validated": "true"
|
|
},
|
|
"design_tree": {
|
|
"proc_sys_reset_0": "",
|
|
"clk_wiz_0": "",
|
|
"AXI4Stream_UART_0": "",
|
|
"jstk_uart_bridge_0": "",
|
|
"axi4stream_spi_master_0": "",
|
|
"system_ila_0": "",
|
|
"digilent_jstk2_0": ""
|
|
},
|
|
"interface_ports": {
|
|
"usb_uart": {
|
|
"mode": "Master",
|
|
"vlnv": "xilinx.com:interface:uart_rtl:1.0"
|
|
},
|
|
"SPI_M_0": {
|
|
"mode": "Master",
|
|
"vlnv": "xilinx.com:interface:spi_rtl:1.0"
|
|
}
|
|
},
|
|
"ports": {
|
|
"reset": {
|
|
"type": "rst",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"INSERT_VIP": {
|
|
"value": "0",
|
|
"value_src": "default"
|
|
},
|
|
"POLARITY": {
|
|
"value": "ACTIVE_HIGH"
|
|
}
|
|
}
|
|
},
|
|
"sys_clock": {
|
|
"type": "clk",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"CLK_DOMAIN": {
|
|
"value": "diligent_jstk_sys_clock",
|
|
"value_src": "default"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000"
|
|
},
|
|
"FREQ_TOLERANCE_HZ": {
|
|
"value": "0",
|
|
"value_src": "default"
|
|
},
|
|
"INSERT_VIP": {
|
|
"value": "0",
|
|
"value_src": "default"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.000"
|
|
}
|
|
}
|
|
}
|
|
},
|
|
"components": {
|
|
"proc_sys_reset_0": {
|
|
"vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
|
|
"xci_name": "diligent_jstk_proc_sys_reset_0_0",
|
|
"xci_path": "ip\\diligent_jstk_proc_sys_reset_0_0\\diligent_jstk_proc_sys_reset_0_0.xci",
|
|
"inst_hier_path": "proc_sys_reset_0",
|
|
"parameters": {
|
|
"RESET_BOARD_INTERFACE": {
|
|
"value": "reset"
|
|
},
|
|
"USE_BOARD_FLOW": {
|
|
"value": "true"
|
|
}
|
|
}
|
|
},
|
|
"clk_wiz_0": {
|
|
"vlnv": "xilinx.com:ip:clk_wiz:6.0",
|
|
"xci_name": "diligent_jstk_clk_wiz_0_1",
|
|
"xci_path": "ip\\diligent_jstk_clk_wiz_0_1\\diligent_jstk_clk_wiz_0_1.xci",
|
|
"inst_hier_path": "clk_wiz_0",
|
|
"parameters": {
|
|
"CLK_IN1_BOARD_INTERFACE": {
|
|
"value": "sys_clock"
|
|
},
|
|
"USE_BOARD_FLOW": {
|
|
"value": "true"
|
|
}
|
|
}
|
|
},
|
|
"AXI4Stream_UART_0": {
|
|
"vlnv": "DigiLAB:ip:AXI4Stream_UART:1.1",
|
|
"xci_name": "diligent_jstk_AXI4Stream_UART_0_0",
|
|
"xci_path": "ip\\diligent_jstk_AXI4Stream_UART_0_0\\diligent_jstk_AXI4Stream_UART_0_0.xci",
|
|
"inst_hier_path": "AXI4Stream_UART_0",
|
|
"parameters": {
|
|
"UART_BAUD_RATE": {
|
|
"value": "115200"
|
|
},
|
|
"UART_BOARD_INTERFACE": {
|
|
"value": "usb_uart"
|
|
},
|
|
"USE_BOARD_FLOW": {
|
|
"value": "true"
|
|
}
|
|
}
|
|
},
|
|
"jstk_uart_bridge_0": {
|
|
"vlnv": "xilinx.com:module_ref:jstk_uart_bridge:1.0",
|
|
"xci_name": "diligent_jstk_jstk_uart_bridge_0_0",
|
|
"xci_path": "ip\\diligent_jstk_jstk_uart_bridge_0_0\\diligent_jstk_jstk_uart_bridge_0_0.xci",
|
|
"inst_hier_path": "jstk_uart_bridge_0",
|
|
"reference_info": {
|
|
"ref_type": "hdl",
|
|
"ref_name": "jstk_uart_bridge",
|
|
"boundary_crc": "0x0"
|
|
},
|
|
"interface_ports": {
|
|
"m_axis": {
|
|
"mode": "Master",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0",
|
|
"parameters": {
|
|
"TDATA_NUM_BYTES": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"TDEST_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TID_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TUSER_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TREADY": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TSTRB": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TKEEP": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TLAST": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
},
|
|
"port_maps": {
|
|
"TDATA": {
|
|
"physical_name": "m_axis_tdata",
|
|
"direction": "O",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"TVALID": {
|
|
"physical_name": "m_axis_tvalid",
|
|
"direction": "O"
|
|
},
|
|
"TREADY": {
|
|
"physical_name": "m_axis_tready",
|
|
"direction": "I"
|
|
}
|
|
}
|
|
},
|
|
"s_axis": {
|
|
"mode": "Slave",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0",
|
|
"parameters": {
|
|
"TDATA_NUM_BYTES": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"TDEST_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TID_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TUSER_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TREADY": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TSTRB": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TKEEP": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TLAST": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
},
|
|
"port_maps": {
|
|
"TDATA": {
|
|
"physical_name": "s_axis_tdata",
|
|
"direction": "I",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"TVALID": {
|
|
"physical_name": "s_axis_tvalid",
|
|
"direction": "I"
|
|
},
|
|
"TREADY": {
|
|
"physical_name": "s_axis_tready",
|
|
"direction": "O"
|
|
}
|
|
}
|
|
}
|
|
},
|
|
"ports": {
|
|
"aclk": {
|
|
"type": "clk",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"ASSOCIATED_BUSIF": {
|
|
"value": "m_axis:s_axis",
|
|
"value_src": "constant"
|
|
},
|
|
"ASSOCIATED_RESET": {
|
|
"value": "aresetn",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
}
|
|
},
|
|
"aresetn": {
|
|
"type": "rst",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"POLARITY": {
|
|
"value": "ACTIVE_LOW",
|
|
"value_src": "constant"
|
|
}
|
|
}
|
|
},
|
|
"jstk_x": {
|
|
"direction": "I",
|
|
"left": "9",
|
|
"right": "0"
|
|
},
|
|
"jstk_y": {
|
|
"direction": "I",
|
|
"left": "9",
|
|
"right": "0"
|
|
},
|
|
"btn_jstk": {
|
|
"direction": "I"
|
|
},
|
|
"btn_trigger": {
|
|
"direction": "I"
|
|
},
|
|
"led_r": {
|
|
"direction": "O",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"led_g": {
|
|
"direction": "O",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"led_b": {
|
|
"direction": "O",
|
|
"left": "7",
|
|
"right": "0"
|
|
}
|
|
}
|
|
},
|
|
"axi4stream_spi_master_0": {
|
|
"vlnv": "DigiLAB:ip:axi4stream_spi_master:1.0",
|
|
"xci_name": "diligent_jstk_axi4stream_spi_master_0_0",
|
|
"xci_path": "ip\\diligent_jstk_axi4stream_spi_master_0_0\\diligent_jstk_axi4stream_spi_master_0_0.xci",
|
|
"inst_hier_path": "axi4stream_spi_master_0",
|
|
"parameters": {
|
|
"c_sclkfreq": {
|
|
"value": "5000"
|
|
}
|
|
}
|
|
},
|
|
"system_ila_0": {
|
|
"vlnv": "xilinx.com:ip:system_ila:1.1",
|
|
"xci_name": "diligent_jstk_system_ila_0_0",
|
|
"xci_path": "ip\\diligent_jstk_system_ila_0_0\\diligent_jstk_system_ila_0_0.xci",
|
|
"inst_hier_path": "system_ila_0",
|
|
"parameters": {
|
|
"C_MON_TYPE": {
|
|
"value": "MIX"
|
|
},
|
|
"C_NUM_MONITOR_SLOTS": {
|
|
"value": "2"
|
|
},
|
|
"C_NUM_OF_PROBES": {
|
|
"value": "7"
|
|
},
|
|
"C_SLOT": {
|
|
"value": "1"
|
|
},
|
|
"C_SLOT_0_INTF_TYPE": {
|
|
"value": "xilinx.com:interface:axis_rtl:1.0"
|
|
},
|
|
"C_SLOT_1_INTF_TYPE": {
|
|
"value": "xilinx.com:interface:axis_rtl:1.0"
|
|
}
|
|
},
|
|
"interface_ports": {
|
|
"SLOT_0_AXIS": {
|
|
"mode": "Monitor",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0"
|
|
},
|
|
"SLOT_1_AXIS": {
|
|
"mode": "Monitor",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0"
|
|
}
|
|
}
|
|
},
|
|
"digilent_jstk2_0": {
|
|
"vlnv": "xilinx.com:module_ref:digilent_jstk2:1.0",
|
|
"xci_name": "diligent_jstk_digilent_jstk2_0_0",
|
|
"xci_path": "ip\\diligent_jstk_digilent_jstk2_0_0\\diligent_jstk_digilent_jstk2_0_0.xci",
|
|
"inst_hier_path": "digilent_jstk2_0",
|
|
"parameters": {
|
|
"SPI_SCLKFREQ": {
|
|
"value": "5000"
|
|
}
|
|
},
|
|
"reference_info": {
|
|
"ref_type": "hdl",
|
|
"ref_name": "digilent_jstk2",
|
|
"boundary_crc": "0x0"
|
|
},
|
|
"interface_ports": {
|
|
"m_axis": {
|
|
"mode": "Master",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0",
|
|
"parameters": {
|
|
"TDATA_NUM_BYTES": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"TDEST_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TID_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TUSER_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TREADY": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TSTRB": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TKEEP": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TLAST": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
},
|
|
"port_maps": {
|
|
"TDATA": {
|
|
"physical_name": "m_axis_tdata",
|
|
"direction": "O",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"TVALID": {
|
|
"physical_name": "m_axis_tvalid",
|
|
"direction": "O"
|
|
},
|
|
"TREADY": {
|
|
"physical_name": "m_axis_tready",
|
|
"direction": "I"
|
|
}
|
|
}
|
|
},
|
|
"s_axis": {
|
|
"mode": "Slave",
|
|
"vlnv": "xilinx.com:interface:axis_rtl:1.0",
|
|
"parameters": {
|
|
"TDATA_NUM_BYTES": {
|
|
"value": "1",
|
|
"value_src": "constant"
|
|
},
|
|
"TDEST_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TID_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"TUSER_WIDTH": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TREADY": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TSTRB": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TKEEP": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"HAS_TLAST": {
|
|
"value": "0",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
},
|
|
"port_maps": {
|
|
"TDATA": {
|
|
"physical_name": "s_axis_tdata",
|
|
"direction": "I",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"TVALID": {
|
|
"physical_name": "s_axis_tvalid",
|
|
"direction": "I"
|
|
}
|
|
}
|
|
}
|
|
},
|
|
"ports": {
|
|
"aclk": {
|
|
"type": "clk",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"ASSOCIATED_BUSIF": {
|
|
"value": "m_axis:s_axis",
|
|
"value_src": "constant"
|
|
},
|
|
"ASSOCIATED_RESET": {
|
|
"value": "aresetn",
|
|
"value_src": "constant"
|
|
},
|
|
"FREQ_HZ": {
|
|
"value": "100000000",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"PHASE": {
|
|
"value": "0.0",
|
|
"value_src": "ip_prop"
|
|
},
|
|
"CLK_DOMAIN": {
|
|
"value": "/clk_wiz_0_clk_out1",
|
|
"value_src": "ip_prop"
|
|
}
|
|
}
|
|
},
|
|
"aresetn": {
|
|
"type": "rst",
|
|
"direction": "I",
|
|
"parameters": {
|
|
"POLARITY": {
|
|
"value": "ACTIVE_LOW",
|
|
"value_src": "constant"
|
|
}
|
|
}
|
|
},
|
|
"jstk_x": {
|
|
"direction": "O",
|
|
"left": "9",
|
|
"right": "0"
|
|
},
|
|
"jstk_y": {
|
|
"direction": "O",
|
|
"left": "9",
|
|
"right": "0"
|
|
},
|
|
"btn_jstk": {
|
|
"direction": "O"
|
|
},
|
|
"btn_trigger": {
|
|
"direction": "O"
|
|
},
|
|
"led_r": {
|
|
"direction": "I",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"led_g": {
|
|
"direction": "I",
|
|
"left": "7",
|
|
"right": "0"
|
|
},
|
|
"led_b": {
|
|
"direction": "I",
|
|
"left": "7",
|
|
"right": "0"
|
|
}
|
|
}
|
|
}
|
|
},
|
|
"interface_nets": {
|
|
"axi4stream_spi_master_0_SPI_M": {
|
|
"interface_ports": [
|
|
"SPI_M_0",
|
|
"axi4stream_spi_master_0/SPI_M"
|
|
]
|
|
},
|
|
"AXI4Stream_UART_0_UART": {
|
|
"interface_ports": [
|
|
"usb_uart",
|
|
"AXI4Stream_UART_0/UART"
|
|
]
|
|
},
|
|
"jstk_uart_bridge_0_m_axis": {
|
|
"interface_ports": [
|
|
"AXI4Stream_UART_0/S00_AXIS_TX",
|
|
"jstk_uart_bridge_0/m_axis"
|
|
]
|
|
},
|
|
"AXI4Stream_UART_0_M00_AXIS_RX": {
|
|
"interface_ports": [
|
|
"AXI4Stream_UART_0/M00_AXIS_RX",
|
|
"jstk_uart_bridge_0/s_axis"
|
|
]
|
|
},
|
|
"axi4stream_spi_master_0_M_AXIS": {
|
|
"interface_ports": [
|
|
"axi4stream_spi_master_0/M_AXIS",
|
|
"digilent_jstk2_0/s_axis",
|
|
"system_ila_0/SLOT_1_AXIS"
|
|
]
|
|
},
|
|
"digilent_jstk2_0_m_axis": {
|
|
"interface_ports": [
|
|
"digilent_jstk2_0/m_axis",
|
|
"axi4stream_spi_master_0/S_AXIS",
|
|
"system_ila_0/SLOT_0_AXIS"
|
|
]
|
|
}
|
|
},
|
|
"nets": {
|
|
"reset_1": {
|
|
"ports": [
|
|
"reset",
|
|
"proc_sys_reset_0/ext_reset_in",
|
|
"clk_wiz_0/reset"
|
|
]
|
|
},
|
|
"sys_clock_1": {
|
|
"ports": [
|
|
"sys_clock",
|
|
"clk_wiz_0/clk_in1"
|
|
]
|
|
},
|
|
"clk_wiz_0_locked": {
|
|
"ports": [
|
|
"clk_wiz_0/locked",
|
|
"proc_sys_reset_0/dcm_locked"
|
|
]
|
|
},
|
|
"clk_wiz_0_clk_out1": {
|
|
"ports": [
|
|
"clk_wiz_0/clk_out1",
|
|
"proc_sys_reset_0/slowest_sync_clk",
|
|
"axi4stream_spi_master_0/aclk",
|
|
"AXI4Stream_UART_0/clk_uart",
|
|
"AXI4Stream_UART_0/m00_axis_rx_aclk",
|
|
"jstk_uart_bridge_0/aclk",
|
|
"AXI4Stream_UART_0/s00_axis_tx_aclk",
|
|
"system_ila_0/clk",
|
|
"digilent_jstk2_0/aclk"
|
|
]
|
|
},
|
|
"digilent_jstk2_0_btn_trigger": {
|
|
"ports": [
|
|
"digilent_jstk2_0/btn_trigger",
|
|
"jstk_uart_bridge_0/btn_trigger",
|
|
"system_ila_0/probe6"
|
|
]
|
|
},
|
|
"digilent_jstk2_0_btn_jstk": {
|
|
"ports": [
|
|
"digilent_jstk2_0/btn_jstk",
|
|
"jstk_uart_bridge_0/btn_jstk",
|
|
"system_ila_0/probe5"
|
|
]
|
|
},
|
|
"digilent_jstk2_0_jstk_y": {
|
|
"ports": [
|
|
"digilent_jstk2_0/jstk_y",
|
|
"jstk_uart_bridge_0/jstk_y",
|
|
"system_ila_0/probe4"
|
|
]
|
|
},
|
|
"digilent_jstk2_0_jstk_x": {
|
|
"ports": [
|
|
"digilent_jstk2_0/jstk_x",
|
|
"jstk_uart_bridge_0/jstk_x",
|
|
"system_ila_0/probe3"
|
|
]
|
|
},
|
|
"jstk_uart_bridge_0_led_r": {
|
|
"ports": [
|
|
"jstk_uart_bridge_0/led_r",
|
|
"system_ila_0/probe0",
|
|
"digilent_jstk2_0/led_r"
|
|
]
|
|
},
|
|
"jstk_uart_bridge_0_led_g": {
|
|
"ports": [
|
|
"jstk_uart_bridge_0/led_g",
|
|
"system_ila_0/probe1",
|
|
"digilent_jstk2_0/led_g"
|
|
]
|
|
},
|
|
"jstk_uart_bridge_0_led_b": {
|
|
"ports": [
|
|
"jstk_uart_bridge_0/led_b",
|
|
"system_ila_0/probe2",
|
|
"digilent_jstk2_0/led_b"
|
|
]
|
|
},
|
|
"proc_sys_reset_0_peripheral_aresetn": {
|
|
"ports": [
|
|
"proc_sys_reset_0/peripheral_aresetn",
|
|
"AXI4Stream_UART_0/m00_axis_rx_aresetn",
|
|
"jstk_uart_bridge_0/aresetn",
|
|
"AXI4Stream_UART_0/s00_axis_tx_aresetn",
|
|
"axi4stream_spi_master_0/aresetn",
|
|
"system_ila_0/resetn",
|
|
"digilent_jstk2_0/aresetn"
|
|
]
|
|
},
|
|
"proc_sys_reset_0_peripheral_reset": {
|
|
"ports": [
|
|
"proc_sys_reset_0/peripheral_reset",
|
|
"AXI4Stream_UART_0/rst"
|
|
]
|
|
}
|
|
}
|
|
}
|
|
} |