Davide 8fd7db7575 Refactor diligent_jstk design files: update clock wizard paths, modify interface nets, enhance uart_viewer.py for real-time data visualization, and remove unused Vivado project zip file.

2025-05-16 22:49:31 +02:00

11 KiB

Raw Blame History

View Raw