Davide Cavagnola PickleRick

0 Followers · 0 Following

• Joined on 2025-03-14

Repositories

6

Projects Packages Public Activity Starred Repositories

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-17 17:25:41 +02:00

1d226709ac Refactor bram_writer: streamline entity definition, remove unused signals, and enhance state management for improved clarity and functionality

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-17 01:25:28 +02:00

9bf8c21957 Refactor bram_writer and test script: improve code readability, update package installation method, and enhance image processing logic

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-16 13:03:23 +02:00

f363f09506 Implement finite state machine in bram_writer for improved data handling and convolution control

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-15 17:27:49 +02:00

4433b3f457 Add pak_depak design files and update project references

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-11 18:06:26 +02:00

b2d3060247 Refactor image processing components: update bit depth in rgb2gray and divider_by_3, enhance img_conv architecture, and adjust simulation settings

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-11 13:01:01 +02:00

c712b160cc Refactor RGB to Grayscale conversion: update divider component and add testbench

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-11 01:50:36 +02:00

0d805b93b6 Refactor RGB to Grayscale Converter and Add Divider Component

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-09 12:59:02 +02:00

0912887822 TEMP Implement state machine in packetizer for improved packet handling

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-09 12:52:43 +02:00

1e84f090b7 Implement state machine in depacketizer for packet processing and add top auto-set option in project configuration

PickleRick pushed to LAB2 at PickleRick/DESD 2025-04-09 11:40:40 +02:00

360ae72198 Reorder reset, sys_clock and USB UART ports in lab_2_wrapper and update synthesis flow mode in lab_2.bd

PickleRick pushed to LAB2 at PickleRick/DESD 2025-03-31 18:40:16 +02:00

cd5d1b8a0c Add new AXI4-Stream UART IP and update .gitignore for Lab2 files

PickleRick pushed to LAB2 at PickleRick/DESD 2025-03-29 01:04:49 +01:00

06afed32a3 Update README.md to include test files and programs section

PickleRick pushed to LAB2 at PickleRick/DESD 2025-03-29 00:57:02 +01:00

a5264642a6 Add new VHDL entities for image processing and update test scripts for Lab2

PickleRick pushed to LAB2 at PickleRick/DESD 2025-03-27 16:43:35 +01:00

PickleRick created branch LAB2 in PickleRick/DESD 2025-03-27 16:43:35 +01:00

PickleRick pushed to main at PickleRick/DESD 2025-03-27 15:02:02 +01:00

58f8384507 Fix KittCarPWM to adjust BIT_LENGTH by reducing it by one

PickleRick pushed to main at PickleRick/DESD 2025-03-24 15:56:09 +01:00

8826072328 Refactor KittCarPWM to use dynamic bit lengths for PWM and timing counter

PickleRick pushed to main at PickleRick/DESD 2025-03-24 13:30:35 +01:00

5db3a71766 fix typo

PickleRick pushed to main at PickleRick/DESD 2025-03-24 13:20:29 +01:00

0b60a93835 Update README.md

PickleRick pushed to main at PickleRick/DESD 2025-03-24 13:18:44 +01:00

ac8b35ff73 Refactor PulseWidthModulator entity parameters and update README for project setup